Requirements Analysi... Theses on offer Offline Debugging fo...

Diploma thesis

Evaluation and comparision and of different UML model simulators for computation of model coverage

(Original Title:Bewertender Vergleich und Erweiterung unterschiedlicher UML-Simulatoren zur Bestimmung der Modellüberdeckung)



Modern software systems are very complex. As a result of the complexity the probability of remaining failures in software is also rising. These remaining failures may have disastrous consequences in safety critical and high reliable software.

The UnITeD Project tries to significantly reduce the high verification and validations costs of safety critical and high reliable software and is attempting to optimize the detection of remaining failures by automation. For this purpose, it uses evolutionary methods to automatically generate test data from a UML model. The project is divided into several activities, whereof one is the gathering of the test flow.

In this part of the project, the test data is to be analyzed regarding to the test criterias, which they achieve. This information is then used to precisely control the optimization of the test data. Therefore a simulator, which could automatically simulate the UML model and which returns the covered elements after the simulation, is needed by the project.

The main task of this paper is finding an appropriate simulator for the project, and afterwards implementing an interface for this simulator. Unfortunately, the comparison of two common simulators reveals, that the existing simulators achieve the needed requirements inadequately. Therefore, a new simulator has been developed in the context of this paper, which achieves all the requirements.

This paper is divided into six chapters: Chapter 2 describes the problem and shows a sample state machine, which is used along the paper to describe several circumstances graphically. Chapter 3 illustrates the requirements, which a simulator must achieve, and compares the properties of two commercial simulator. Chapter 4 examines the simulateability of the different UML diagrams, and particularly describes the constraints of the state machine elements. The main part is chapter 5, where the implemented simulator is described. Chapter 6 concludes the paper with an outlook of possible improvements and extensions of the simulator.

Author: Dominik Schindler

Tutor: Dipl.-Inf. Claudia Schieber